Appunti Elettronica analogica sui BJT - Parte III

Appunti: Microelectronics (B. Razavi,

4 BJT

Wiley 2014) Capitolo

Parte III FE.ec

I II Rat

Re my

III gave RE

It

BHIRE

CASCADE CE E DEG

WITH n

E.IE

It

III

CONSTANT CURRENT SOURCE KETHAT

BIT ACTS

AND

REGION

FEW S S

EE

If sina.mn i Root

MAIRE HEURE

20

Routine que e

g

ENTER EEP

Couector

FROM

EE

EEEEEE Ran

EIE.EE FEE

YIEIII.FI EEaEEEEEon ee

EXAMPLE enure

Re

Rotic 8mEur

e

f

pff Routie not

Aguero

re to furore

he

2st

april pro

4

BIASING TECHNIQUES

VCC BASE CURRENT

REDUCED

INPUT

IMPEDANCE

f RallRa THEVENIN

Mall

Rin

R III Vcc

UH

I

Ral

R2 7K

3 TO

AVOID IFI

If Rillk

Rate

GAIN

REDUCED III

I

BIT

THE A BIB

INTERFACING IC

WITH CIRCUIT TE earn

EE of

TO

1 THE

REDCE SENSITIVITY

it

IE

iiiiiiiii

i SUMMARY OF BIASING

I

1 Vcc

Vc Rate Vx T.IS

nTEI IcREDVt

ÉLITE AV 4.76

EYE

D now no

B

1mA I

Ice assumptions

e

outtoucain IB

fgoainwit

ggg.gg

Iana

LET

10nA ftp

If

IE

IE

RE If f

LIFE DEWEY g

Rats Goor

Rc

aav

Va

SELF CE

BIASED STAGE

FRE I

IE

ILI

i Iiii

i ii

ir of

no

sensitivity Kc Ic

to on

IE

IEEE NO

INVERSION

BASE

COMMON inTHEevent

iii iii

IIIII

II iii

Ethan EIj

in

1in iintguv.tt I o o.nl

TO

ENTER

INPUTAPPUED evinn Rin

E

CE CB SMAKER IMPEDANCE

MATCHING

gtn IMPEDANCE

Re

Root CE

sameof

7 71

17 1 A An

are an.la gasRcz

ÉÉÉfÉ

IT www.msn.ua

Rc

Aa Rinias

gu fierce

BIAS I 1114 so of is

ROLE exoose

to

THUMB

IE

I

If EEEE.EE

RE You

FOLLOWER

EMITER THE FollowsTHE VICE

AND VERSA

INPUT

OUTPUT

Tree eEE

III EEEEEaEEEE

an.IE

IT If LIKE

eE

RE

Rin of

A same

RE

Rout eB

sameof

fu 0ᵗʰ I

ee

eases j

A ff

ELITIST

an EIIE.EE IgE

i iiiii

t.IT RiN RB MIT IBHRE.mu

IE

ROUT RE fat

in mine

i

IIIIIII.am ftp.iiffffiiffi.fi IE Iyam

I

jffEE v assumn